Cadmium sulfide thin film transistors were demonstrated as the n-type device for use in flexible electronics. CdS thin films were deposited by chemical bath deposition ͑70°C͒ on either 100 nm HfO 2 or SiO 2 as the gate dielectrics. Common gate transistors with channel lengths of 40-100 m were fabricated with source and drain aluminum top contacts defined using a shadow mask process. No thermal annealing was performed throughout the device process. X-ray diffraction results clearly show the hexagonal crystalline phase of CdS. The electrical performance of HfO 2 /CdS-based thin film transistors shows a field effect mobility and threshold voltage of 25 cm 2 V −1 s −1 and 2 V, respectively. Improvement in carrier mobility is associated with better nucleation and growth of CdS films deposited on HfO 2 . © 2010 The Electrochemical Society. ͓DOI: 10.1149/1.3456551͔ All rights reserved. Amorphous silicon ͑a-Si:H͒ thin film transistors ͑TFTs͒ have become one of the most common devices employed in the large area/ flexible electronics industries because they are relatively inexpensive to produce over large areas as compared to single-crystal silicon.
Amorphous silicon ͑a-Si:H͒ thin film transistors ͑TFTs͒ have become one of the most common devices employed in the large area/ flexible electronics industries because they are relatively inexpensive to produce over large areas as compared to single-crystal silicon. 1 While the a-Si:H TFT technology has emerged as the industry leader in applications such as active matrix liquid crystal display backplanes, its relatively low mobility ͑ϳ1 cm 2 V −1 s −1 ͒ and threshold voltage instability 2, 3 limit its use in applications that require significant device performance. Therefore, the development of alternative TFT semiconductor materials is very relevant and is currently mostly driven by improved carrier mobility, device stability, and reduced processing costs. 4 The synthesis of binary metal chalcogenides of group II-VI semiconductors has been a rapidly growing area of research due to their important nonlinear optical properties, 5-8 luminescent properties, [9] [10] [11] [12] quantum size effect, [13] [14] [15] and other important physical and chemical properties. 16, 17 Among the most studied chalcogenides is cadmium sulfide ͑CdS͒. CdS, with a bandgap of 2.4 eV ͑in bulk͒, 18 was studied as the semiconductor active layer during the early development of TFTs. 19 Recently, chemically deposited CdS active layers have shown acceptable performance in TFTs with field effect mobility values in the range of 0.5-1.5 cm 2 V −1 s −1 , comparable to those obtained with a TFT based in a-Si:H. [20] [21] [22] [23] [24] However, all of these articles included a postdeposition annealing process at temperatures higher than 200°C. The maximum processing temperature for flexible electronics must be lower than 200°C.
CdS thin films can be prepared by a variety of physical and chemical methods. Among those, chemical bath deposition ͑CBD͒ processes are attractive because they are simple and inexpensive techniques that can yield homogeneous, adherent, transparent, and highly stoichiometric CdS thin films. 25, 26 Typically, in CBD, the CdS films are deposited from the reaction between a cadmium salt and thiourea in an alkaline solution. [27] [28] [29] Here we report the properties of CdS synthesized by an ammonia-free CBD process employing sodium citrate as the complexing agent. 30, 31 An atomic layer deposited HfO 2 gate dielectric improves the effective mobility of the resulting TFT devices to values as high as 25 cm 2 V −1 s −1 . Furthermore, the maximum processing temperature is maintained below 100°C, which is compatible with flexible substrates used in flexible electronic applications. 32 Normally, in devices with SiO 2 as the gate dielectric, the mobility increases linearly with increasing charge per unit area on the semiconductor side of the insulator ͑Q S ͒ and the gate field ͑E͒ until it eventually saturates. Because Q S is a function of the concentration of accumulated carriers in the channel region ͑N͒ and the accumulation region is confined very close to the interface of the insulator with the organic semiconductor, 33 an increase in gate voltage ͑V G ͒ results in an increase in E and N. Dimitrakopoulos and Malenfant demonstrated that high mobilities in pentacene TFTs can be achieved at low operating voltages when relatively high dielectric constant gate insulator materials are used. The increased mobility was explained by using a multiple trapping and release model. This model explains that mobility in organic TFTs depends on N ͑accu-mulated carriers in the channel͒ rather than E ͑electric field͒. In other words, for the same V G , N depends on both the dielectric constant and the thickness of the gate insulator, while E depends only on the dielectric thickness. If SiO 2 is replaced with an insulator having similar thickness but a higher dielectric constant ͑such as HfO 2 , used here͒, then charge accumulation is facilitated and carrier concentrations similar to the SiO 2 case can be attained at a much lower V G ͑and E͒ with improved mobilities. We used a cadmium chloride/sodium citrate/thiourea system to grow the CdS active layers using the CBD method that we have reported before. 30, 31 The CdS was deposited on different gate dielectric materials: p-Si/SiO 2 /CdS and p-Si/HfO 2 /CdS with Al gate, source, and drain contacts. The SiO 2 dielectric ͑100 nm͒ was grown at 1100°C using a single-wafer system. The HfO 2 ͑100 nm͒ films were deposited using atomic layer deposition ͑ALD͒ at 100°C. After the gate dielectric formation, the substrates were immersed in the chemical bath solution prepared by the sequential addition of 0.05 M CdCl 2 ͑cadmium chloride͒, 0.5 M Na 3 C 6 H 5 O 7 ͑sodium citrate͒, 0.5 M KOH ͑potassium hydroxide͒, and 0.5 M CS͑NH 2 ͒ 2 ͑thiourea͒ in distilled water. The beaker with the solution was then immersed in a thermal bath with the temperature set to 70°C. The substrates were placed vertically in the beaker. Stirring was not used during the deposition. The CdS thickness series to study film nucleation and growth was obtained by sequentially removing the CdS substrates from the CBD solution. Deposition times ranged from 0.5 to 25 min. After deposition, the CdS films were cleaned in an ultrasonic bath with methanol, rinsed with distilled water, and dried with N 2 gas. Next, 100 nm of Al was used as the source and drain metal contacts. The source and drain were defined using a shadow mask process.
The resulting CdS films were studied using many materials characterization techniques. The crystalline structure was analyzed in a z E-mail: mquevedo@utdallas.edu
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Rigaku Ultima III X-ray diffractometer. Transmission electron microscopy ͑TEM͒ was performed in a JEOL 2100 system. X-ray photoelectron spectroscopy ͑XPS͒ analyses were performed in an Omicron 5600 system, and the electrical characteristics of the TFTs were determined using current-voltage ͑I-V͒ measurements at room temperature in a 4200 Keithley semiconductor parameter analyzer.
The resulting CdS layers were homogeneous and continuous with an average grain size of ϳ30 nm, as calculated by X-ray diffraction ͑XRD͒. This morphology suggests that the deposition process is through an ion-by-ion mechanism, as previously reported. 34, 35 Figure 1 shows the TEM images for the CdS thin films grown on SiO 2 and HfO 2 at 70°C for 25 min ͑ϳ60 nm thick͒. A higher surface roughness is observed for CdS deposited on HfO 2 when compared with those deposited on SiO 2 . However, and independent of the dielectric, crystalline features are observed in the CdS films indicating that the films are polycrystalline. Figure 2 shows the XRD results for the CdS films grown on SiO 2 ͑Fig. 2a͒ and HfO 2 ͑Fig. 2b͒ deposited for 6, 12, and 25 min. The thickness of the CdS films grown for 12 min was ϳ35 nm, whereas the thickness of those deposited for 25 min was ϳ60 nm. The thickness for the CdS films deposited for times shorter than 6 min could not be measured and no crystalline features were detected by XRD. The XRD pattern for the films deposited for 12 and 25 min shows clear diffraction peaks corresponding to the ͑100͒, ͑002͒, and ͑101͒ crystalline planes of the hexagonal crystalline phase of CdS. 36 Clearly, the resulting CdS films deposited after 12 min are polycrystalline with a hexagonal structure and with a preferred crystalline orientation along the ͑002͒ direction. The final microstructure of the CdS deposited on HfO 2 and SiO 2 is different. This difference in the microstructure starts at the early stages of CdS nucleation and growth and it remains constant throughout the entire CdS film thickness, as clearly seen in Fig. 2a and b .
Although both films show a preferential growth in the ͑002͒ direction, CdS deposited on HfO 2 does not show a clear diffraction for the ͑100͒ orientation. The difference in the XRD patterns suggests that the CdS grown in HfO 2 are mostly composed of ͑002͒ and ͑101͒ phases, whereas the CdS deposited on SiO 2 shows an additional orientation in the ͑100͒ direction. The difference in nucleation for CdS on SiO 2 and HfO 2 is likely due to the presence of an excess of hydroxyl groups ͑OH − ͒ resulting from the ALD process ͑as we will discuss in detail below͒. Thermal SiO 2 is likely to have a lower concentration of OH − on the surface, and therefore, less nucleation sites for CdS growth. Figure 2c compares the XRD results for CdS grown for 25 min ͑ϳ60 nm͒ on either HfO 2 or SiO 2 . Clearly, the CdS grown on SiO 2 is more polycrystalline than that grown in HfO 2 . This results in more grain boundaries at the interface between the dielectric and the semiconductor. This is likely to result in degraded carrier mobility for the CdS films deposited on SiO 2 .
To further investigate the impact of the dielectric in the nucleation of the CdS films, XPS was performed for the CdS films deposited for 0.5, 1, and 2 min on either SiO 2 or HfO 2 . Figure 3a and b shows the Cd 3d region for the CdS films deposited on HfO 2 and SiO 2 , respectively. For reference, the scan for the HfO 2 and SiO 2 films before any CdS deposition is also shown. In HfO 2 ͑Fig. 3a͒, the Cd 3d feature is observed in depositions of as short as 0.5 min, and after 2 min of reaction, distinct peaks of Cd bonded to S are clearly observed. 37 However, for the CdS films deposited on SiO 2 , no Cd features are observed for times shorter than 2 min ͑Fig. 3b͒. The presence of the Cd XPS features from the very early stages in CdS deposited on HfO 2 indicates that nucleation in this dielectric is faster than when CdS is grown on SiO 2 . Figure 3c and d shows the S 1s region for the CdS films deposited on HfO 2 and SiO 2 , respectively. The peak observed at ϳ162 eV for the CdS films deposited for 2 min on HfO 2 corresponds to S bonded to Cd and the broad peak at ϳ169 eV corresponds to CdSO 4 ͑Fig. 3c͒. 37, 36 No sulfur is detected for deposition times shorter than 2 min; therefore, in HfO 2 , 2 min of reaction is enough to grow CdS. Similarly, from CdS deposited on SiO 2 , no sulfur is observed for times shorter than 2 min ͑Fig. 3d͒. The small band at ϳ162 eV observed in films grown for 2 min indicates that CdS is just beginning to grow. These substantial differences in the nucleation of CdS on HfO 2 and SiO 2 impact the final microstructure of the resulting CdS films ͑Fig. 2͒. The CdSO 4 feature might be due to surface oxidation due to air exposure before the XPS analyses.
The O 1s region for CdS deposited on HfO 2 is shown in Fig. 3e . The peaks observed in the films grown for less than 2 min are consistent with a mixture of CdSO 4 ͑531.70 eV͒, Cd͑OH͒ 2 ͑530.90 eV͒, and CdO ͑531.60 eV͒. 36, 37 For reference, a CdS film deposited for 25 min is also shown. No clear difference between the CdS films deposited for 2 and 25 min on HfO 2 is observed, which indicates that the excess oxygen is likely due to surface oxidation resulting from air exposure of the films before the XPS analyses. It is difficult to determine if the CdS films grown for times shorter than 2 min on SiO 2 ͑Fig. 3f͒ have CdSO 4 , Cd͑OH͒ 2 , or CdO because the XPS bands from these materials overlap with the Si-O-Si band at ϳ533 eV. The broadening and intensity reduction of the band as 2  (degree) 22 24 26 28 30 Intensity (A.U.)
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The electrical characteristics of TFTs with CdS films deposited for 25 min ͑60 nm͒ on SiO 2 and HfO 2 are shown in Fig. 4 and 5. Figure 4 shows the drain current ͑I D ͒ vs source-drain voltage ͑V DS ͒ results, measured from 0 to 20 V for devices with ͑a͒ SiO 2 and ͑b͒ HfO 2 as the gate dielectric. An excellent transistor behavior is observed in devices deposited on either SiO 2 or HfO 2 . The decrease in I D with V DS at high V G observed for devices with SiO 2 as the dielectric material is likely due to a well-known effect in poly-Sibased TFTs and silicon on insulator devices where thermal effects caused by power dissipation in metal-oxide-semiconductor devices can alter their I-V characteristics and can even show a negative dynamic resistance in their saturation regions. 38 Our SiO 2 devices are fabricated on top of a thick insulator, which might limit power dissipation and result in increased temperature in the channel at high V G , which results in lower mobility and reduced I D at V G . I G in these devices is very low.
The I D -V G ͑solid lines͒ and the ͱ I D -V G ͑dashed lines͒ for CdS films deposited for 25 min ͑60 nm͒ on SiO 2 and HfO 2 are shown in Fig. 5a and b, respectively. All measurements were performed at V DS = 20 V. To determine the channel mobility ͑͒ and the threshold voltage ͑V T ͒ for the devices, the linear region of the curves were fitted to the equation
where V G is the gate voltage, W is the channel width, L is the channel length, and C i is the capacitance per unit area for the gate dielectric. The fitting is shown as dotted lines in Fig. 5 TFTs is the polycrystalline nature of the CdS layers. is likely the better interface between the dielectric and the semiconductor. This behavior is associated with the ͑OH − ͒-rich surface of the HfO 2 that results from the ALD process. This CBD-friendly surface promotes better nucleation and growth and better oriented CdS films. The fabrication process for the CdS-based TFTs reported here does not include thermal annealing, and the highest temperature involved in the processing of the HfO 2 /CdS-based TFTs is 100°C, which is quite compatible with the fabrication of electronic flexible devices.
In conclusion, we have studied the growth stages in the CBD process of CdS films on different dielectric layers and correlated film structure with device performance. CdS films as-grown on HfO 2 showed higher mobility ͑ϳ25 cm 2 V −1 s −1 ͒ and low threshold voltage ͑ϳ2 V͒. HfO 2 seems to provide a better starting surface for CdS nucleation and growth. This is likely due to the presence of ͑OH͒ − on the surface of the HfO 2 as a result of the ALD process used to deposit the HfO 2 films. Based on these results we conclude that ALD HfO 2 is a promising dielectric for chalcogenide-based TFT devices for flexible electronics. 
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